



Z80 CPU




System RAM

(16KB used as system RAM, 8KB used as video RAM mirror)



The CPU is unable to read from video RAM directly, but all data that is written to video RAM is simultaneously written to system RAM. Therefore, it's possible to read the contents of video RAM from system RAM.

Controller Inputs, Audio Output




Bit 2 of this latch is used as an inverter for the bit 0-1 chip select signal.


Audio Output (Line level, to TV)
For mixing in an extra sound source from the cartridge (pin B5)

ROM Cartridge Slot


62-pin edge connector, 2.54mm pin spacing (identical to 8-bit ISA connectors)




Pullup Resistors




Power Circuitry




Reset




4MHz Clock Generator



Controller Connectors




Video Control




When memory is accessed in the upper 16K address space (location of video RAM):

- Video RAM data output (G-RAM_OE) is disabled.
- The CPU takes control of the video RAM address bus.
- The video output multiplexer (PIX_ENABLE) is disabled while writing. This is delayed slightly by R5 and C3.


Memory Select




System to VRAM Data Buffer




VRAM to Video Output Multiplexer




I/O Select




System to VRAM Address Buffer




VRAM to Video Output Address Buffer




Raster Generator




Sync Generator



Video RAM (8KB)



Video Output



A/V Connectors

